RFS:vjg 01/09/2003 1011-54375 79380

#10

INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Docket: 1011-54375	App: 09/620,021
	Applicant: Rajski et al.	
	Filed: July 20, 2000	Art Unit: 2133

U.S. PATENT DOCUMENTS

Init.*		Number	Date	Name	Class	Sub	Filed
		6,300,885 B1	10/9/01	Davenport et al.			

OTHER DOCUMENTS

pmc			P.H. Bardell, W.H. McAnney, J. Savir, "Built in test for VLSI: Pseudorandom Techniques, John Wiley & Sons, 1987.
pmc			W.B. Jone and S.R. Das, "Space compression method for built-in self testing of VLSI circuits," *Int. Journal of Computer Aided VLSI Design*, vol. 3, pp. 309-322, 1991.
pmc			H.J. Wunderlich, "On computing optimized input probabilities for random tests," Proc. DAC pp. 392-398, 1987.
pmc			N.R. Saxena and J.P. Robinson, "Accumulator compression testing," *IEEE Trans. Comput.*, vol. C-35, No. 4, pp. 317-321, 1986.
pmc			J.P. Hayes, "Check sum test methods," *Proc. FTCS*, pp. 114-120, 1976.
pmc			J. Savir, "Syndrome-testable design of combinational circuits," *IEEE Trans. Comput.* Vol. C-29, No. 6, pp. 442-451, 1980.
pmc			Y.K. Li and J.P. Robinson, "Space compression methods with output data modification," *IEEE Trans. CAD if Integrated Circuits and Systems*, vol. CAD-6, No. 2, pp. 290-294, 1987.
pmc			J.E. Smith, "Measures of the effectiveness of fault signature analysis," *IEEE Trans. Comput.*, vol. C-29, No. 6, pp. 510-514, 1980.

EXAMINER: Thung Myung Chung DATE 3/12/03

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Docket: 1011-54375	App: 09/620,021
	Applicant: Rajski et al.	
	Filed: July 20, 2000	Art Unit: 2133

OTHER DOCUMENTS

pmc			K.J. Latawiec, "New method of generation of shifted linear pseudorandom binary sequences", *Proc. IEE*, vol. 121, No. 8, pp. 905-906, 1974
pmc			N.R. Saxena and E.J. McCluskey, "Extended precision checksums," *Proc. FTCS*, pp. 142-147, 1987.
pmc			J.P. Hayes, "Transition count testing of combinational logic circuits," *IEEE Trans. Comput.*, vol. C-25, No. 6, pp. 613-620, 1976.
pmc			P.H. Bardell and W.H. McAnney, "Pseudorandom arrays for built-in tests," ISSS Trans. Comput., vol. C-35, No. 7, pp. 653-658, 1986.
pmc			B. Ireland and J.E. Marshall, "Matrix method to determine shaft-register connections for delayed pseudorandom binary sequences," *Electronics Letters*, vol. 4 No. 15, pp. 309-310, 1968.
pmc			J.A. Waicukauski, E. Lindbloom, E.B. Eichelberger and O.P. Forlenza, "A method for generating weighted random test patterns," *IBM J. Res. Develop.*, vol. 33, no. 2, pp. 149-161, March 1989
pmc			R.A. Frohwerk, "Signature analysis: a new digital field services method," *Hewlett-Packard Journal*, pp. 2-8, May 1997.
pmc			G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hasson and J. Rajski, "Logic BIST for Large Industrial Designs: Real Issues and Case Studies," *Proc. ITC*, pp. 358-367, 1999.
pmc			V. Iyengar, K. Chakrabarty and B.T. Murray, "Built-In Slf-testing of sequential circuits using precomputed test sets," *Proc. VLSI Test Symposium*, pp. 418-423, 1998.

EXAMINER: Phung Chung	DATE 3/12/03

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Docket: 1011-54375	App: 09/620,021
	Applicant: Rajski et al.	
	Filed: July 20, 2000	Art Unit: 2133

OTHER DOCUMENTS

pmc			A. Jas, J. Ghosh-Dastidar and N.A. Touba, "Scan vector compression/decompression using statistical coding," Proc. VLSI Test Symposium, pp. 114-120, 1999.
pmc			A.Jas and N.A. Touba, "Test vector decompression via cyclical scan chains and its application to testing core-based designs," Proc. ITC, pp.458-464, 1998.

EXAMINER: Phung Chung DATE 3/12/03

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Docket: 1011-54375	App: 09/620,021
	Applicant: Rajski et al.	
	Filed: July 20, 2000	Art Unit: 2133

OTHER DOCUMENTS

pne			M. Serra, T. Slater, J.C. Muzio and D.M. Miller, "The analysis of one-dimensional linear cellular automata and their aliasing properties," *IEEE Trans. CAD of Integrated Circuits and Systems*, vol. CAD-9, No. 7, pp. 767-778, 1990.
pne			T.W. Williams, W. Daehn, M. Gruetzner and C.W. Starke, "Bounds and analysis of aliasing errors in linear-feedback shift registers," *IEEE Trans. CAD of Integrated Circuits and Systems*, vol. CAD-7, No. 1, pp. 75-83, 1988.
pne			M. Ishida, D.S. Ha and T. Yamaguchi, "COMPACT: A hybrid method for compression test data," *Proc. VLSI Test Symposium,* pp. 62-69, 1998.
pne			K. Kim, D.S. Ha and J.G. Tront, "On using signature registers as pseudorandon pattern generators in built-in self testing," *IEEE Trans. CAD of IC*, vol. CAD-7, No. 8, 1988, pp.919-928.
pne			G. Mrugalski, J. Rajski and J. Tyszer, "Synthesis of pattern generators based on cellular automata with phase shifters," Proc. Int. Test Conf., pp. 368-377, 1999.
pne			R. Kapur, S. Patil, T.J. Snethen and T.W. Williams, "Design of an efficient weighted random pattern generation system," *Proc. ITC.*, pp. 491-500, 1994.
pne			F. Muradali, V.K. Agarwal and B. Nadeau-Dostie, "A new procedure for weighted random built-in self-test," *Proc. ITC.*, pp. 600-669, 1990.
pne			S. Pateras and J. Rajski, "Cube contained random patterns and their application to the complete testing of synthesized multi-level circuits," *Proc. ITC.*, pp. 473-482, 1991.
pne			J. Rajski and J. Tyszer, "Test responses compaction in accumulators with rotate carry adders," *IEEE Transactions CAD of Integrated Circuits and Systems*, vol. CAD-12, No. 4, pp. 531-539, 1993.

EXAMINER: Phung Chung	DATE 3/12/03

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Docket: 1011-54375	App: 09/620,021
	Applicant: Rajski et al.	
	Filed: July 20, 2000	Art Unit: 2133

OTHER DOCUMENTS

pmc			J. Rajski and J. Tyszer, "Accumulator-based compaction of test responses," *IEEE Transactions on Comput.*, vol. C-42, No. 6, pp. 643-650, 1993.
pmc			N.R. Saxena and E.J. McCluskey, "Analysis of checksums, extended-precision checksums, and cyclic redundancy," *IEEE Trans. Comput.*, vol. C-39, No. 7, pp. 969-975, 1990.
pmc			N.A. Touba and E.J. McCluskey, "Transformed pseudo-random patterns for BIST," *Proc. VLSI Test Symposium*, pp. 410-416, 1995.
pmc			N.A. Touba and E.J. McCluskey, "Altering a pseudo-random bit sequence for scan-based BIST," Proc. ITC., pp. 167-175, 1996.
pmc			K.H. Tsai, S. Hellebrand, J. Rajski and Marek-Sadowska, "STARBIST: Scan autocorrelated random pattern generation," *Proc. DAC,* pp. 472-477, 1997.
pmc			H.J. Wunderlich and G. Kiefer, "Bit-flipping BIST," Proc. ICCAD, pp. 337-343, 1996.
pmc			S.W. Golomb, Shift Register Sequences, Holden Day, San Francisco, 1967.
pmc			V.N. Yarmolik and S.N. Demidenko, "Generation and Application of Pseudorandom Sequences for Random Testing, J. Wiley & Sons, New York, 1988.

EXAMINER: Thung Chung	DATE 3/12/03

*Examiner: Initial if considered, whether or not in conformance with MPEP 609; draw line through cite if not in conformance and not considered. Send copy.